Using make

Andrea Mignone
Physics Department, University of Torino
AA 2019-2020

Makefile

- Makefiles are a simple way to organize code compilation.
- With a makefile it is possible to compile several source files to produce an executable;
- Source (.cpp) and header (.h) files can be placed in different directories.

An example of code structure

User 'Pippo' has the following directory structure:

/Users/Pippo/Algoritmi

/Users/Pippo/Algoritmi/Work

<u>Local working directory</u>: this is where you develop your problem-dependent C++ code.

froot.cpp
example1.cpp
kepler.cpp

/Users/Pippo/Algoritmi/Libs

<u>Library directory</u>: this is the library directory where general-purpose function resides, e.g.,

root_finders.cpp
ode_solvers.cpp
...
my header.h

Understanding a makefile

- The makefile is a text file that contains the recipe for building your program.
- It usually resides in the same directory as the sources, and it is usually called "makefile" or "Makefile" (without any extension).
- Instruction in a makefile are called <u>rules</u>: a rule is an instruction for building one or more output files from one or more input files.
- Make determines which rules need to be re-executed by checking whether any of the input files has changed since the last time the rule was executed.
- A <u>rule</u> has a syntax like this:

```
output_file: input_file
  <actions>
```

How "Rules" Work

```
output_file: input_file
  <actions>
```

- The first line of the rule contains a space-separated list of output files, followed by a colon, followed by a space-separated list of input files.
- The <u>output files</u> are also called <u>targets</u>, and the <u>input files</u> are also called <u>dependencies</u>;
- We say that the target file depends on the dependencies, because if any of the dependencies change, the target must be rebuilt.
- The remaining lines of the rule (the actions) are shell commands to be executed.
- <u>Each action must be indented with a tab character</u>. Usually, there's just one action line, but there can be as many as you want; each line is executed sequentially, and if any one of them fails, the remainder are not executed. The rule ends at the first line which is not indented.

The makefile

- You should create a new text file, named "makefile" (no extensions), using your editor of choice.
- This is how a typical (simple) makefile looks like:

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE_DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
       $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
       $(CXX) $(CFLAGS) $(INCLUDE DIRS) $<
```

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
        $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
        $(CXX) $(CFLAGS) $(INCLUDE_DIRS) $<</pre>
```

KEPLER_OBJ: a list of all the object files that must be linked together to produce the executable

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
        $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
        $(CXX) $(CFLAGS) $(INCLUDE_DIRS) $<</pre>
```

CXX: the name of the C++ compiler (or others) used to compile source codes

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = a++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
        $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
        $(CXX) $(CFLAGS) $(INCLUDE_DIRS) $<</pre>
```

CFLAGS: list of flags to pass to the compilation command. Here -c means "compile only and produce object file .o".

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:\$(SRC)
INCLUDE_DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
        $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
        $(CXX) $(CFLAGS) $(INCLUDE DIRS) $<</pre>
```

SRC: location of the main source directory, where all of yours library routines are placed. This is <u>not</u> the local working directory.

Environment variables that make sees when it starts up is transformed into a make variable with the same name and value.

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
       $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
       $(CXX) $(CFLAGS) $(INCLUDE DIRS) $<
```

VPATH: special name used by GNU Make to specify a list of directories that make should search. Thus, if a file that is listed as a target or dependency does not exist in the current directory, make searches the directories listed in VPATH for a file with that name.

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = /:\$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -Im
kepler: $(KEPLER OBJ)
        $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
       $(CXX) $(CFLAGS) $(INCLUDE_DIRS) $<</pre>
```

INCLUDE_DIRS: specifies the directories to be searched for header files.
Note the usage of "-I"

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
        $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
        $(CXX) $(CFLAGS) $(INCLUDE DIRS) $<</pre>
```

kepler: this is the main target. It tells that the executable must be built from the object file list specified by \$(KEPLER_OBJ). The second line is the actual command to be used to accomplish the target.

The "\$@" says to put the output of the compilation in the file named on the left side of the ":"

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
        $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
        $(CXX) $(CFLAGS) $(INCLUDE DIRS) $<</pre>
```

%.o: %.cpp: this is the suffix rule. It instruct how to create an object file (.o) from a source file (.cpp). The "\$<" is the first item in the dependencies list

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
<tab> $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
       $(CXX) $(CFLAGS) $(INCLUDE DIRS) $<</pre>
<tab>
```

!VERY IMPORTANT: actions must be preceded by a single <tab> character and not spaces!!!

Compiling the Code

| Now that you have built the makefile, simply type | |
|---|--|
| > make | |
| or, if you have more than one target, | |
| > make kepler | |
| | |

• If your program has already been built and no changes were made, make will tell you that nothing has to be done.

The make clean target

- In some case one would like to "clean" and rebuild the target from scratch.
- A way to achieve this is having make delete all the *.o files.
- A simple rule can be added to the purpose:

```
KEPLER OBJ = kepler.o ode solvers.o
CXX = q++
CFLAGS = -c
SRC = $(HOME)/Didattica/Algoritmi Numerici/Lib
VPATH = ./:$(SRC)
INCLUDE DIRS = -I. -I\$(SRC)
LDFLAGS = -lm
kepler: $(KEPLER OBJ)
<tab> $(CXX) $(KEPLER OBJ) $(LDFLAGS) -o $@
%.o: %.cpp
<tab> $(CXX) $(CFLAGS) $(INCLUDE DIRS) $<
clean:
<tab> @rm -f *.o
<tab> @echo make clean: done
```