

FAST: a front end readout ASIC for high flux and time resolution applications with UFSD

26th International Symposium on Room-Temperature Semiconductor X-Ray & Gamma-Ray Detectors 26 October – 2 November, 2019 | Manchester Central Convention Centre, UK



Abstract

The possibility of measuring the time of passage of charged particles with a pico-seconds accuracy while maintaining very good spatial resolution (~100) micron) is a very important development in the field of charged particle tracking. The Ultra-Fast Silicon Detector(UFSD) group of INFN-Turin is involved in this challenge, developing both fast Silicon sensors and the dedicated read-out electronics. In this context a new readout front-end electronics with 3 different flavors, has been designed using the 110 nm CMOS technology. The figure of merit of this chip, called FAST, is the capability to keep the jitter below 20 ps and to deal with rates up to 300 MHz. In this poster the description of the ASIC is provided with some simulation results and very preliminary tests. FAST has been submitted to the foundry in May 2019 and an extensive characterization campaign is ongoing.



they are included in the simulations. In these simulations time walk is corrected with the

ToT technique.

2 topologies: standard CMOS & RF

AC coupling to reduce mismatch

REG

EVO1

EVO2



- Area=1.3x1.3mm²: good balance between sensor and electronics contribution. In this case time resolution
- Area=1x1mm²: the best time resolution is obtained with thin sensors.

First test setup



CH under test

Input pac

Power consumption

Measured Expected Domain Anag & Dig 1.2V 62 mA 60 mA IO 2.5 V 18 mA 20 mA



Preliminary channel functionality test:

Voltage response to an injected pulse

Outlooks

- The three flavors characterization campaign is ongoing
- Test with different UFSD sensors: laser and active sources
- Test beam with protons is planned in 2020
- A 65 nm design porting is planned for the selected version while a TDC solution will be studied (both FPGA and ASIC) embedded) for a full channel ASIC tape-out (3rd-4th quarter 2020)

References: [1] G. Paternoster et al., "Developments and first measurements of Ultra-Fast Silicon Detectors produced at FBK", JINST 12 (2017) C02077 ;

0.0 ns/ 🛛 499.9472411 μs 😰 👖 » 🗆

Contact: olave@to.infn.it