

Front-End electronics optimization for time tagging with Ultra-Fast Silicon Detectors

Review of Front-End design



Federico Fausti, Jonhatan Olave
On behalf of the **UFSD** collaboration



Outline

- ❖ Introduction: Total Jitter
- ❖ Electronics Jitter:
 - ❖ Theory to minimize noise
 - ❖ Examples of suitable amplifiers
 - ❖ Technology choice: what is important?
 - ❖ Results with a CSA
- ❖ System sensor + very front end
 - ❖ Simulation with Landau noise + time walk + electronics jitter
- ❖ Future strategies

Introduction

Time resolution

$$\sigma_t^2 = \underbrace{\sigma_{LandauNoise}^2 + \sigma_{Distortion}^2}_{\text{SENSOR}} + \underbrace{\sigma_{Jitter}^2 + \sigma_{TDC}^2 + \sigma_{TimeWalk}^2}_{\text{ELECTRONICS}}$$

- $\sigma_{LandauNoise}$: depends on the sensor thickness . For 55 um sensors is ~ 30 ps
- $\sigma_{Distortion}$:
 - generated by the non – uniform weighting field.
 - Depends on the sensor dimension
- σ_{Jitter} : Depends on the very front – end
- σ_{TDC} : Depends on the TDC (internal or external)
- $\sigma_{TimeWalk}$: Depends on the signal amplitude variation, vth

$$\sigma_{Jitter}^2 = \left(\frac{t_{rise}}{S/N} \right)^2$$

$$\sigma_{TDC}^2 = \left(\frac{TDC_{bin}}{\sqrt{12}} \right)^2$$

$$\sigma_{TimeWalk}^2 = \left(\left[\frac{t_{rise} V_{th}}{S} \right]_{RMS} \right)^2$$



Introduction

Time resolution

$$\sigma_t^2 = \sigma_{LandauNoise}^2 + \sigma_{Jitter}^2 + \sigma_{TimeWalk}^2$$


SENSOR + ELECTRONICS

More realistic simulations allow to have a better prediction of the performance obtained with a system sensor + electronics



Electronics Jitter

Theory to minimize noise



Rule: minimizing τ_1 as much as possible!!

If C_d is fixed, the optimization must be done with R_{in}

Electronics Jitter

Theory to minimize noise

Broadband:

- *Rin can be low (50Ω) and thus it allows to preserve the input signal properties*
- *Noise is higher (than the CSA configuration)*

CSA:

- *Rin is $\sim \frac{1}{g_m}$ and thus it can not preserve the input signal properties. Cdet plays a fundamental role in the final time resolution. This is the optimal choice in case of having thick sensors or small pads*
- *Noise is very low.*


Electronics Jitter

Theory to minimize noise

CSA:

injected current

generated current




Electronics Jitter

Examples of suitable amplifiers

Capacitive feedback.


CSA



$$V_{out} = -1/C_f \int i(t)dt$$

Resistive feedback


R_f-TIA



$$V_{out} = -R_f i(t) \quad V_{out} = -(Z_{IN} i(t)) gm_1 R_{load}$$


Broad-Band

BB



Regulated Common Gate

RCG



$$V_{out}(t) = \frac{Q_{in}}{C_f} \frac{\tau_1}{\tau_1 - \tau_2} \left(e^{-\frac{t}{\tau_1}} - e^{-\frac{t}{\tau_2}} \right)$$

$$\tau_1 = \frac{C_d}{gm_1 A} \quad \tau_2 = R_X C_X$$

= Charge sensitive

= Current sensitive

Electronics Jitter

Technology choice: what is important?

Looking for a low-power, 20 ps Jitter VFE:

- Parasitics control → layout techniques
- Light architectures → minimum number of MOSFETs
- Low power → small MOSFETs → less parasitics → faster transients


$$\text{Area} \propto I_{bias}$$

- S/N optimization → larger g_m

Electronics Jitter

Technology choice: what is important?

- S/N optimization \rightarrow larger g_m



Example: the Broad-Band

$$V_{out} = -(Z_{IN} i(t)) \underline{g_m} R_{load}$$

$$\sigma_t^J = \frac{t_r}{V_{out}/N}$$

$$\delta_{Jitter} \sim \sqrt{\frac{T_C^2 + T_r^2}{T_r}} \cdot \frac{C_d \cdot \sqrt{T}}{\underline{g_m}}$$

$$\min \delta_{Jitter} \rightarrow T_C = T_r$$

Electronics Jitter

Technology choice: what is important?

Looking for a low-power, 20 ps Jitter VFE:



- Parasitics control → layout techniques
- Light architectures → minimum number of MOSFETs
- Low power → small MOSFETs → less parasitics → faster transients
- S/N optimization → larger g_m
- Different technology nodes comparison → g_m scaling effect

- 350 nm
- 110 nm
- 65 nm
- 28 nm

Electronics Jitter

Technology choice: what is important?

NMOS scaling effect: g_m vs $\frac{W}{L}$





- ◆— 110nm
- ◆— 350nm
- ◆— 28nm
- ◆— 65nm

$$g_m = \left. \frac{\partial V_{GS}}{\partial I_{DS}} \right|_{V_{DS} = const}$$

Electronics Jitter

Technology choice: what is important?



- ◆ 110nm_RF
 - ◆ 110nm
 - ◆ 350nm
 - ◆ 28nm
 - ◆ 65nm
- $$g_m = \frac{\partial V_{GS}}{\partial I_{DS}} \Big|_{V_{DS} = const}$$

Electronics Jitter

Technology choice: what is important?



Looking for a low-power, 20 ps Jitter VFE:

- Parasitics control → layout techniques
- Light architectures → minimum number of MOSFETs
- Low power → small MOSFETs → less parasitics → faster transients
- S/N optimization → larger g_m
- Different technology nodes comparison → g_m scaling effect
- MOSFETs characterization for timing (RVT, LVT, HVT, RF...)

Electronics Jitter

Technology choice: what is important?

MOSFETs characterization for timing: the 65 nm example



- ◆ standard
- ◆ RF
- ◆ RF_a
- ◆ RF_b
- ◆ RF_25
- ◆ RF_HVth
- ◆ RF_LVth

$$g_m = \left. \frac{\partial V_{GS}}{\partial I_{DS}} \right|_{V_{DS} = const}$$

Electronics Jitter

Technology choice: what is important?




Looking for a low-power, 20 ps Jitter VFE:

- Parasitics control → layout techniques
- Light architectures → minimum number of MOSFETs
- Low power → small MOSFETs → less parasitics → faster transients
- S/N optimization → larger g_m
- Different technology nodes comparison → g_m scaling effect
- MOSFETs characterization for timing (RVT, LVT, HVT, RF...)
- Discriminator type → leading edge, CFD, both...

Electronics Jitter

Results with a CSA: schematic and layout

Area = $135 \times 120 \mu\text{m}^2$



Electronics Jitter

Results with a CSA: different power budget

J vs Q_{in} , schematic level design


	$I_{bias} = 1mA$	$I_{bias} = 1.5mA$	$I_{bias} = 6mA$	rmsNoise [uV]
Q_{in} [fC]				
3	41,8	36,4	24,4	335
4	31,3	27,2	18	347
6	20,8	18,1	11,7	285
8	15,5	13,5	8,6	
10	12,4	10,7	6,7	
	J [ps]			

$C_{det} = 6$ pF

Electronics Jitter

Results with a CSA: simulation assumptions

Reference signal for a 50 μm sensor with gain 15



$$Q_{\text{in}} [\text{C}] = 75 e/h * d * G * 1.6 e-19$$

$$A = 9 \text{ fC}$$

$$C_{\text{det}} [\text{F}] = 6 * 1 e-12 * (50 / d)$$

Relationship


$$T_c [\text{s}] = (d/50) * 1.2 \text{ ns}$$

$$T_r [\text{s}] = (d/50) * 450 * 1 e-12$$

Electronics Jitter Results with a CSA


Schematic
 $I_{\text{bias}} = 1 \text{ mA}$

- rmsNoise
- Jitter
- SlewRate



Electronics Jitter Results with a CSA





Schematic
 $I_{\text{bias}} = 1 \text{ mA}$



Electronics Jitter


Results with a CSA


Transient Analysis `tran': time = (0 s -> 60 ns)

Name	Vis
 /Vout_CSA	<input checked="" type="checkbox"/>
 /I51/PLUS	<input checked="" type="checkbox"/>
 /Vout_CSA	<input checked="" type="checkbox"/>
 /I51/PLUS	<input checked="" type="checkbox"/>

$I_{\text{bias}} = 1 \text{ mA}$

 Schematic


 Post-layout



Electronics Jitter Results with a CSA

Layout
 $I_{\text{bias}} = 1 \text{ mA}$



- MPV * 0.5
- MPV * 0.7
- MPV




$I_{\text{bias}} = 1 \text{ mA}$

System sensor + very front end Jitter simulations

$\sigma_{Landau\ noise}$




σ_{jitter}




System sensor + very front end

Results with a CSA: Landau noise vs thickness



System sensor + very front end

Results with a CSA: Jitter vs thickness



System sensor + very front end

Results with a CSA: cumulative effect

$$\sigma_t^2 = \sigma_{Landau\ noise}^2 + \sigma_{Jitter}^2$$

Sensor thickness	Jitter
35 mu	42.5 ps
55 mu	31 ps
75 mu	35 ps

Future strategies

Design

- others preamplifier topologies (1mA)
- CFD + LE discriminators
- Full channel (Sept. 18)


Simulation

- Landau noise + TW + electronics noise (transient noise)
- Simulation with signals generated by irradiated sensors up to 3^{15} neq/cm²
 - Set 1: generic un-irradiated UFSD sensors (n-in-p), fixed gain = 15:
 - Set 2: generic un-irradiated UFSD sensors (n-in-p), no time walk, fixed gain = 15:
 - Set 3: FPK W6: 55 microns, Boron+Carbon
 - Set 4: HPK G35: 35 microns, Boron




Future strategies


Pole-zero cancellation



Future strategies

Pole-zero cancellation





Thank you for your attention

We kindly acknowledge the following funding agencies:

INFN – GruppoV

Horizon 2020 Grant URC 669529

Ministero degli Affari Esteri, Italy, MAE



UFSD μ e design



Backup

The ATLAS High Granularity Timing Detector for HL-LHC

L. Serin (CNRS/IN2P3/LAL)

Institutes involved in HGTD : CERN, LPNHE, LAL, Omega (France), Mainz, Giessen (Germany), Casablanca (Morocco), IFAE, CNM (Spain), JSI (Slovenia), KTH (Sweden), Sinica Academia, National Tsing-Hua University (Taiwan), BNL, Stony Brook, Iowa, Ohio, SMU, SLAC, UCSC (US), JINR (Russia) +....


Most of the material is from the ATLAS HGTD TP to be made public mid June




CERN EP-DT seminar
01/06/2018

1


CERN EP-DT seminar 01.06.2018



The TOFFEE Example



The TOFFEE Example: simulation outcomes


	BLOCK	JITTER [ps]			
CURRENT [mA]		2		12	
CHARGE [fC]		3	8	3	8
	Preamp	120	46	104	40
	Discriminator 1	132	47	106	39
	Discriminator 2	131	47	110	40
	Delay line	131	47	111	40
	LVDS	131	47	111	40
	Preamp	42	16	42	11
	Discriminator 1	52	17	53	12
	Discriminator 2	46	16	43	12
	Delay line	47	15	43	12
	LVDS	47	16	43	13

Case study: a fast CSA in 110 nm

Transient Response


Name	Vis	d
Mout_CSA		
/I51/PLUS		
/I51/PLUS	<input checked="" type="checkbox"/>	30
/I51/PLUS	<input checked="" type="checkbox"/>	35
/I51/PLUS	<input checked="" type="checkbox"/>	40
/I51/PLUS	<input checked="" type="checkbox"/>	45
/I51/PLUS	<input checked="" type="checkbox"/>	50
/I51/PLUS	<input checked="" type="checkbox"/>	55
/I51/PLUS	<input checked="" type="checkbox"/>	60
/I51/PLUS	<input checked="" type="checkbox"/>	65
/I51/PLUS	<input checked="" type="checkbox"/>	70
/I51/PLUS	<input checked="" type="checkbox"/>	75
/I51/PLUS	<input checked="" type="checkbox"/>	80
/I51/PLUS	<input checked="" type="checkbox"/>	85
/I51/PLUS	<input checked="" type="checkbox"/>	90
/I51/PLUS	<input checked="" type="checkbox"/>	95
/I51/PLUS	<input checked="" type="checkbox"/>	100

Fri Jun 29 17:17:56 2018 3



$I_{bias} = 1 \text{ mA}$


 Schematic

 Post-layout

Electronics Jitter Results with a CSA

Schematic
 $I_{\text{bias}} = 1 \text{ mA}$

- MPV * 0.5
- MPV * 0.7
- MPV



$I_{\text{bias}} = 1 \text{ mA}$