Laboratorio Avanzato di Elettronica

A.A. 2011/12

Diode

1



Figure 3.1 The ideal diode: (a) diode circuit symbol; (b) i-v characteristic; (c) equivalent circuit in the reverse direction; (d) equivalent circuit in the forward direction.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Il circuito esterno deve essere tale da limitare la corrente nel F-B, e determinare la tensione nel R-B



Figure 3.2 The two modes of operation of ideal diodes and the use of an external circuit to limit the forward current (a) and the reverse voltage (b).

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Un semplice circuito: il rettificatore



Notare come v_i in input ha valore medio nullo, mentre v_o ha valore medio diverso da zero.



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Grafico di V_D del diodo del circuito rettificatore

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Applicazione: gate logici con diodi



OR function Y=A+B+C

AND function $Y = A \cdot B \cdot C$

Figure 3.5 Diode logic gates: (a) OR gate; (b) AND gate (in a positive-logic system).

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Analisi di un circuito con diodi va fatto partendo da ipotesi sulla conduzione o meno dei diodi



Figure 3.6 Esercizio: calcolare Id2 e I per entrambi i circuiti

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Altri esercizi



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Caratteristica di un diodo a giunzione di semiconduttore



Tre regioni:

- 1. regione forward, determinata da v > 0
- 2. regione backward, determinata da v< 0
- 3. regione di breakdown, determinata da v<V_{zk}

Figure 3.7 The *i*–v characteristic of a silicon junction diode.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Regione Bias-Forward

La regione forward e' attivata guando la tensione V ai terminali del diodo e' positiva

n per diodi integrati vale 1, $i = I_{\mathcal{S}}(e^{v/nV_T} - 1)$ per quelli discreti vale 2

La I_s e' la corrente di saturazione o corrente di scala. Ha un valore, per piccoli segnali, di 10⁻¹⁵ A Dipende dalla temperatura, si raddoppia per ogni 5 °C di aumento della temperatura.

V_T e' invece la *Tensione Termica*, e vale a 20 °C 25.2 mV approssimata per i calcoli a 25.0 mV.

Con valori di corrente i $>>I_s$ la relazione si approssima a

 $i \approx I_S e^{v/nV_T} \longrightarrow v = nV_T \ln(\frac{l}{L_s})$

k costante di Boltzman. $V_T = \frac{kT}{q}$ K costante di Boltzman, T temperatura in Kelvin, g carica elettrica g carica elettrica

La relazione esponenziale I-V copre abbondantemente fino a 7 ordini di grandezza

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

10

Se la tensione al diodo e' V1 la corrente i1 sara' data da

$$i_1 = I_S e^{V_1/nV_T}$$

e per V₂
$$i_2 = I_S e^{V_2/nV_T}$$

$$V_2 - V_1 = nV_T \ln(\frac{I_2}{I_1})$$
 o in base10 $V_2 - V_1 = 2.3nV_T \lg(\frac{I_2}{I_1})$

Queste relazioni semplicemente dicono che per una cambiamento di un fattore 10 in corrente, decade, la tensione del diodo cambia di un fattore $2.3nV_T$, che equivale a 60 mV con n=1 e 120 mV con n=2.

Se si plotta la caratteristica i-v, la relazione precedente mostra che se si usa una scala semilogaritmica, la v su asse verticale lineare e la corrente i su asse logaritmico la caratteristica e' una retta con una slope di 2.3nV_T per decade di corrente, **che si approssima quasi sempre a 0.1 V/decade di corrente**

dalla caratteristica i-v, si vede che per v<0.5V la corrente e' molto piccola, questo valore e' usualmente indicato come **cut-in voltage**.

Il diodo lo si puo' considerare in conduzione piena tra 0.6V e 0.8V, semplificando si puo' fissare la tensione di conduzione a 0.7 V; la corrente a questo valore limite dipendera' dal tipo di diodo.

Per piccoli segnali, un diodo avra' una corrente di 1 mA a 0.7V, mentre per un diodo di potenza la corrente sara' di 1A a 0.7V

Microelectronic Circuits - Fifth Edition Sedra/Smith



Figure 3.9 Illustrating the temperature dependence of the diode forward characteristic. At a constant current, the voltage drop decreases by approximately 2 mV for every 1°C increase in temperature.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

12

La regione reverse-bias

Il diodo entra in reverse mode quando ha una tensione negativa. Dall'equazione $i = I \left(e^{v/nV_T} \right)$

 $i = I_S(e^{\nu/nV_T} - 1)$

si vede che per v<0 e maggiore in grandezza di nVT (~25mV) il termine esponenziale diventa trascurabile per cui si puo' usare la relazione $i \approx -I_s$

che indica che la corrente inversa e' praticamente costante Corrente di Saturazione o reverse current.

I diodi reali hanno correnti di saturazione di circa 10 nA, contro i 10 fA previsti, questo e' dovuto al fenomeno del leakage, che dipende dall'area della giunzione. La corrente inversa cresce anche con la temperatura ed una regola pratica dice che la corrente inversa si raddoppia ad ogni aumento di temperatura di 10 oC.

Figure E3.9

Microelectronic Circuits - Fifth Edition Sedra/Smith

Modelli di caratteristica İ-V forward

Il modello esponenziale e' il piu' accurato, ma il piu' difficile data la sua non linearita'.



Dal circuito e con $V_{DD} > 0.5 \text{ V}$, la $I_D >> I_S$, per cui

$$I_D = I_S e^{V_D / nV_T}$$

Con Kirchhoff ottengo la seconda espressione

$$I_D = \frac{V_{DD} - V_D}{R}$$



Ho due incognite, $I_D e V_D e$ due espressioni, per cui posso risolvere il sistema. Un metodo pratico e' usare l'analisi grafica.

Figure 3.10 A simple circuit used to illustrate the analysis of circuits in which the diode is forward conducting.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Modello lineare a pezzi

La curva esponenziale si modella con due rette, retta A con slop nullo e retta B con slop1/r_D

Come si vede dal grafico, per una corrente da 0.1 mA a 10 mA la differenza di tensione e' < 50mV.

Natualmente la scelta della retta dipende dalla regione di lavoro.

Il modello lineare puo' essere descritto da

$$\begin{split} i_D &= 0, \qquad v_D \leq V_{DD} \\ i_D &= \frac{v_D - V_{D0}}{R}, \qquad v_D \geq V_{D0} \end{split}$$





Figure 3.12 Approximating the diode forward characteristic with two straight lines: the piecewise-linear model.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Il circuito equivalente del modello lineare include un diodo lineare per costringere la i_D solo nella direzione forward.

Questo modello e' detto modello **batteria + resistenza**





Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Modello a caduta costante di tensione



Figure 3.15 Development of the constant-voltage-drop model of the diode forward characteristics. A vertical straight line (B) is used to approximate the fast-rising exponential. Observe that this simple model predicts V_D to within ±0.1 V over the current range of 0.1 mA to 10 mA.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Modello Piccoli Segnali

(a)

Il diodo puo' lavorare ad un punto di bias tale che per piccoli segnali in quel punto la caratteristica e' considerata lineare. Con il DC bias a 0.7 V, il modello del diodo e' quello con resistenza pari all'inverso della slope della tangente alla curva I-V nel punto di bias.

Al diodo e' applicata una tensione DC V_D ed a questa e' sovrapposto un segnale $v_d(t)$ arbitrario.

In asseza del segnale $v_d(t)$ la tensione ai capi del diodo sarebbe V_D e la corrente sarebbe $I_D = I_S e^{V_D / nV_T}$

Col segnale applicato la tensione istantanea sara' quindi

e la corrente di conseguenza

Figure 3.17 Development of the diode small-signal model. Note that the numerical values shown are for a diode with n = 2.

 $i_D(t) = I_S e^{v_D / nV_T}$

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

(mA) 2.01.8 Tangent at O 1.6 1.41 **Bias** point 1.2 I_D 1.0 0.8 0.6 0.4 0.2 0.75 0.60 0.65 0.80 $v_d(t)$ $v_D(t) = V_D + v_d(t)$ (b)

punto di quiescenza

10



18

Sostituendo si ottiene

$$I_D(t) = I_D e^{v_d / nV_T}$$

Se il segnale e' sufficientemente piccolo cosicche'

$$\frac{v_d}{nV_T} \ll 1$$

Si puo' espandere in serie e troncare al primo termine, si ricava cosi' l'espressione per la corrente per il modello a piccoli segnali- approssimazione piccoli segnali

$$i_D(t) \cong I_D(1 + \frac{V_d}{nV_T})$$
 Valida per segnali v(t)<=5mA
 $i_D(t) = I_D + \frac{I_D}{nV_T}v_d$

$$i_D(t) = I_D + i_d$$
, con $i_D = \frac{I_D}{nV_T} v_d$

sovrapposta alla corrente DC c'e' una corrente di segnale direttamente proporzionale alla tensione di segnale v(t)

Il termine di proporzionalita' ha dimensioni di una **conduttanza**, Ohm⁻¹, e' chiamata **conduttanza di piccoli segnali** del diodo; la **resistenza r**_d di piccoli segnali del diodo e' l'inverso della conduttanza ed e' proporzionale inversamente alla corrente di bias I_D .

$$r_d = \frac{nV_T}{I_D}$$

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



 Table 3.1 Modeling the Diode Forward Characteristic

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

20





Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Diodi Zener

Operano nella regione reverse-breakdown

Un diodo zener e' caratterizzato dal valore di V per una determianta corrente I_{ZT}

Un diodo Zener puo' essere modellato secondo il seguente circuito equivalente che e' descritto dalla relazione i-v, come:



The diode *i*–v characteristic with the breakdown region shown in some detail, e il suo modello

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.23 (a) Circuit for Example 3.8. (b) The circuit with the zener diode replaced with its equivalent circuit model.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

23

Circuiti Rettificatori



Figure 3.24 Block diagram of a dc power supply.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

24



Figure 3.25 (a) Half-wave rectifier. (b) Equivalent circuit of the half-wave rectifier with the diode replaced with its battery-plus-resistance model. (c) Transfer characteristic of the rectifier circuit. (d) Input and output waveforms, assuming that $r_D \,!\, R$.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Full wave rectifier



Figure 3.26 Full-wave rectifier utilizing a transformer with a center-tapped secondary winding: (a) circuit; (b) transfer characteristic assuming a constant-voltage-drop model for the diodes; (c) input and output waveforms.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Diodo con filtro capacitivo rettificatore



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Figure 3.29 Voltage and current waveforms in the peak rectifier circuit with CR @ T. The diode is assumed ideal.

Osservazioni:

1. Il diodo conduce per un tempo breve, Δt vicino al picco del segnale

2. la conduzione del diodo inizia al tempo t1quando la vi uguaglia la v^0

- 3. quando il diodo e' off il condensatore si scarica attraverso R, se CR>>T, Vr molto piccolo
- 4. quando V_r piccolo, v_0 quasi uguale al valore di picco di v_i per cui $I_L=V_p/R$ e si [uo' scrivere $V_0=V_p-1/2 V_r$

Con queste osservazioni si puo' ricavare l'epressione per Vr e per la media ed il valore di picco della corrente del diodo

$$V_0 = V_p e^{-t/CR}$$

al termine della discarica
$$V_p - V_r \cong V_p e^{-T/RC}$$

ma per CR >>T,
$$e^{-T/RC} = 1 - T/CR$$

quindi per avere la Vr piccola, **tensione di ripple piccola**, si deve scegliere C tale che CR>>T

cosi' con f=1/T si puo' scrivere che
$$V_r = \frac{V_p}{fCR}$$

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Quanto sara' grande l'intervallo di conduzione?

Se si suppone che la conduzione del diodo cessi al picco vi allora si puo' scrivere $V_p \cos(\omega \Delta t) = V_p - V_r$

dove $\omega = 2\pi f$ e' la frequenza angolare di v_I

Ora $\omega \Delta t$ e'un angolo piccolo e possiamo approssimare $\cos(\omega \Delta t) \simeq 1 - 1/2(\omega \Delta t)^2$ $\omega \Delta t \simeq \sqrt{2V_r/V_p}$

che conferma che per Vr<<Vp l'angolo sara'piccolo e quindi piccolo il ripple

La corrente media del diodo in conduzione, iDav

$$Q_{Cond} = i_{Cav} \Delta t$$
, ma $i_{Cav} = i_{Dav} - I_L$ $e Q_{disc} = CV$ nell' intervallo della discarica
 $i_{Dav} = I_L(1 + \pi \sqrt{2V_r/V_p})$

Come si vede per Vr<<Vp la correntedi conduzione e' molto piu' grande della corrente di load; questo e' dovuto al fatto che il diodo

deve recuperre le cariche pese dal condensatore in un tempo molto breve.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.30 Waveforms in the full-wave peak rectifier.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

31



Figure 3.31 The "superdiode" precision half-wave rectifier and its almost-ideal transfer characteristic. Note that when $v_I > 0$ and the diode conducts, the op amp supplies the load current, and the source is conveniently buffered, an added advantage. Not shown are the op-amp power supplies.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

32

Circuito limitatore



Figure 3.32 General transfer characteristic for a limiter circuit.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

33









Figure 3.35 A variety of basic limiting circuits.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

34



Figure E3.27

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.36 The clamped capacitor or dc restorer with a square-wave input and no load.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

36


Figure 3.37 The clamped capacitor with a load resistance *R*.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

37







Copyright © 2004 by Oxford University Press, Inc.

38

Struttura fisica del diodo



Figure 3.39 Simplified physical structure of the junction diode. (Actual geometries are given in Appendix A.)

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

39



Figure 3.40 Two-dimensional representation of the silicon crystal. The circles represent the inner core of silicon atoms, with +4 indicating its positive charge of +4q, which is neutralized by the charge of the four valence electrons. Observe how the covalent bonds are formed by sharing of the valence electrons. At 0 K, all bonds are intact and no free electrons are available for current conduction.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.41 At room temperature, some of the covalent bonds are broken by thermal ionization. Each broken bond gives rise to a free electron and a hole, both of which become available for current conduction.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.





Copyright © 2004 by Oxford University Press, Inc.

42



Figure 3.43 A silicon crystal doped by a pentavalent element. Each dopant atom donates a free electron and is thus called a donor. The doped semiconductor becomes n type.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.44 A silicon crystal doped with a trivalent impurity. Each dopant atom gives rise to a hole, and the semiconductor becomes *p* type.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.45 (a) The *pn* junction with no applied voltage (open-circuited terminals). **(b)** The potential distribution along an axis perpendicular to the junction.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.46 The *pn* junction excited by a constant-current source *I* in the reverse direction. To avoid breakdown, *I* is kept smaller than I_{S} . Note that the depletion layer widens and the barrier voltage increases by V_{R} volts, which appears between the terminals as a reverse voltage.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.47 The charge stored on either side of the depletion layer as a function of the reverse voltage V_R .

Copyright © 2004 by Oxford University Press, Inc.



Figure 3.48 The *pn* junction excited by a reverse-current source *I*, where $I > I_S$. The junction breaks down, and a voltage V_Z , with the polarity indicated, develops across the junction.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

48



Figure 3.49 The *pn* junction excited by a constant-current source supplying a current *I* in the forward direction. The depletion layer narrows and the barrier voltage decreases by *V* volts, which appears as an external voltage in the forward direction.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

49



Figure 3.50 Minority-carrier distribution in a forward-biased *pn* junction. It is assumed that the *p* region is more heavily doped than the *n* region; $N_A \otimes N_D$.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

50



$$i_{D} = I_{S} \left(e^{v_{D}/nV_{T}} - 1 \right)$$

$$C_{D} = C_{d} + C_{j} = \frac{\tau_{T}}{V_{T}} I_{S} e^{v_{D}/nV_{T}} + C_{j0} / \left(1 - \frac{v_{D}}{V_{0}} \right)^{m}$$

Figure 3.51 The SPICE diode model.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

51



Figure 3.52 Equivalent-circuit model used to simulate the zener diode in SPICE. Diode D_1 is ideal and can be approximated in SPICE by using a very small value for *n* (say n = 0.01).

Copyright © 2004 by Oxford University Press, Inc.

52



Figure 3.53 Capture schematic of the 5-V dc power supply in Example 3.10.

Copyright © 2004 by Oxford University Press, Inc.

53



Figure 3.54 The voltage v_C across the smoothing capacitor *C* and the voltage v_O across the load resistor $R_{load} = 200 \Omega$ in the 5-V power supply of Example 3.10.

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

54



Figure 3.55 The output-voltage waveform from the 5-V power supply (in Example 3.10) for various load resistances: $R_{\text{load}} = 500 \Omega$, 250 Ω , 200 Ω , and 150 Ω . The voltage regulation is lost at a load resistance of 150 Ω .

Copyright © 2004 by Oxford University Press, Inc.



Figure E3.35 (a) Capture schematic of the voltage-doubler circuit (in Exercise 3.35).

Copyright © 2004 by Oxford University Press, Inc.

56



Figure E3.35 (Continued) (b) Various voltage waveforms in the voltage-doubler circuit. The top graph displays the input sine-wave voltage signal, the middle graph displays the voltage across diode D_1 , and the bottom graph displays the voltage that appears at the output.

Copyright © 2004 by Oxford University Press, Inc.



Figure P3.2

Copyright © 2004 by Oxford University Press, Inc.

58





Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

59







(c)







Figure P3.4 (Continued)

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

60







Figure P3.4 (Continued)

Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

-0 VO

ξ1 kΩ

 $\mathbf{\Delta} D_1$

(i)



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

62





Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

63





Copyright © 2004 by Oxford University Press, Inc.

64





Figure P3.10

Copyright © 2004 by Oxford University Press, Inc.

65



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

66



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

67



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

68



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

69



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

70



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

71



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

72


Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

74



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

Thursday, April 26, 2012

75



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

77



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

78



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

79







Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

80



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

81



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

82



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

84







Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

85



Microelectronic Circuits - Fifth Edition Sedra/Smith

Copyright © 2004 by Oxford University Press, Inc.

86